Power and performance evaluation of globally asynchronous locally synchronous processors
- 25 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10636897,p. 158-168
- https://doi.org/10.1109/isca.2002.1003573
Abstract
We use a cycle-accurate simulation environment to study the impact of asynchrony in a superscalar processor architecture. Our results show that as expected, going from a synchronous to a globally asynchronous locally synchronous (GALS) design causes a drop in performance, but elimination of the global clock does not lead to drastic power reductions. From a power perspective, GALS designs are inherently less efficient when compared to synchronous architectures. However, the flexibility offered by the independently controllable local clocks enables the effective use of other energy conservation techniques like dynamic voltage scaling. Our results show that for a 5-clock domain GALS processor, the drop in performance ranges between 5-15%, while power consumption is reduced by 10% on the average. Fine-grained voltage scaling reduces the gap between fully synchronous and GALS implementations, allowing for better power efficiency.Keywords
This publication has 11 references indexed in Scilit:
- Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scalingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Robust interfaces for mixed-timing systems with application to latency-insensitive protocolsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- AMULET3: a 100 MIPS asynchronous embedded processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low-latency FIFO for mixed-clock systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Practical design of globally-asynchronous locally-synchronous systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A clock distribution network for microprocessorsIEEE Journal of Solid-State Circuits, 2001
- Clock generation and distribution for the first IA-64 microprocessorIEEE Journal of Solid-State Circuits, 2000
- Clocking design and analysis for a 600-MHz Alpha microprocessorIEEE Journal of Solid-State Circuits, 1998
- The SimpleScalar tool set, version 2.0ACM SIGARCH Computer Architecture News, 1997
- MicropipelinesCommunications of the ACM, 1989