Optimal allocation of on-chip memory for multiple-API operating systems
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 358-369
- https://doi.org/10.1109/isca.1994.288135
Abstract
No abstract availableThis publication has 25 references indexed in Scilit:
- Design Tradeoffs For Software-managed TlbsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Characteristics Of Performance-Optimal Multi-level Cache HierarchiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Improving Performance Of Small On-chip Instruction CachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Performance evaluation of on-chip register and cache organizationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Using the Mach Communication Primitives in X11Published by Defense Technical Information Center (DTIC) ,1993
- Using continuations to implement thread management and communication in operating systemsPublished by Association for Computing Machinery (ACM) ,1991
- An area model for on-chip memories and its applicationIEEE Journal of Solid-State Circuits, 1991
- Implementing a cache for a high-performance GaAs microprocessorPublished by Association for Computing Machinery (ACM) ,1991
- Performance of the VAX-11/780 translation bufferACM Transactions on Computer Systems, 1985
- Design Considerations for Single-Chip Computers of the FutureIEEE Transactions on Computers, 1980