High-level specification and automatic generation of IP interface monitors
- 1 January 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 0738100X,p. 129-134
- https://doi.org/10.1109/dac.2002.1012607
Abstract
A central problem in functional verification is to check that a circuit block is producing correct outputs while enforcing that the environment is providing legal inputs. To attack this problem, several researchers have proposed monitor-based methodologies, which offer many benefits. This paper presents a novel, high-level specification style for these monitors, along with a linear-size, linear-time translation algorithm into monitor circuits. The specification style naturally fits the complex, but well-specified interfaces used between IP blocks in systems-on-chip. To demonstrate the advantage of our specification style, we have specified monitors for various versions of the Sonics OCP protocol as well as the AMBA AHB protocol, and have developed a prototype tool that automatically translates specifications into Verilog or VHDL monitor circuits.Keywords
This publication has 4 references indexed in Scilit:
- Modeling design constraints and biasing in simulation using BDDsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Compositional verification of an ATM switch module using interface recognizer/suppliers (IRS)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-level symbolic construction technique for high performance sequential synthesisPublished by Association for Computing Machinery (ACM) ,1993
- AlternationJournal of the ACM, 1981