Collision detection VLSI processor for intelligent vehicles based on efficient coordinate transformation scheme

This publication has 8 references indexed in Scilit:

• Collision detection VLSI processor for intelligent vehicles based on a hierarchical obstacle representation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 288-kb fully parallel content addressable memory using a stacked-capacitor cell structure
  IEEE Journal of Solid-State Circuits, 1992
• Robot Motion Planning
  Published by Springer Nature ,1991
• A proposed structure of a 4 Mbit content-addressable and sorting memory
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• A novel representation for planning 3-D collision-free paths
  IEEE Transactions on Systems, Man, and Cybernetics, 1990
• A simple motion-planning algorithm for general robot manipulators
  IEEE Journal on Robotics and Automation, 1987
• Conventional controller design for industrial robots — A tutorial
  IEEE Transactions on Systems, Man, and Cybernetics, 1983
• The CORDIC Trigonometric Computing Technique
  IRE Transactions on Electronic Computers, 1959