Automated high-level verification against clocked algorithmic specifications

This publication has 6 references indexed in Scilit:

• A unified framework for the formal verification of sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Automated high-level verification against clocked algorithmic specifications
  Published by Elsevier ,1993
• A Method for Symbolic Verification of Synchronous Circuits
  Published by Elsevier ,1991
• Verification of Synchronous Sequential Circuits Obtained from Algorithmic Specifications
  Published by Elsevier ,1991
• The high-level synthesis of digital systems
  Proceedings of the IEEE, 1990
• Sequential circuit verification using symbolic model checking
  Published by Association for Computing Machinery (ACM) ,1990