Verification of Synchronous Sequential Circuits Obtained from Algorithmic Specifications

This publication has 28 references indexed in Scilit:

• CORAL II: linking behavior and structure in an IC design system
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Area and performance optimizations in path-based scheduling
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Symbolic model checking: 10/sup 20/ states and beyond
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Behavior-preserving transformations for high-level synthesis
  Published by Springer Nature ,1990
• Sequential circuit verification using symbolic model checking
  Published by Association for Computing Machinery (ACM) ,1990
• Synthesis using path-based scheduling
  Published by Association for Computing Machinery (ACM) ,1990
• The V compiler: automatic hardware design
  IEEE Design & Test of Computers, 1989
• Synthesizing circuits from behavioural descriptions
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Automatic Verification of Sequential Circuits Using Temporal Logic
  IEEE Transactions on Computers, 1986
• Instruction set processor specifications (ISPS): The notation and its applications
  IEEE Transactions on Computers, 1981