A New Parallel Test Approach for Large Memories
- 1 August 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 3 (4) , 15-22
- https://doi.org/10.1109/mdt.1986.294965
Abstract
Memory test times-and thus test costs-are increasing rapidly as the size of the memories grows each year. Testability techniques therefore must be developed to reduce the test time without compromising the test quality. This article presents an approach that meets this goal using parallel signature analyzers (PSAs). PSAs can access more data cells in parallel than I/O pins can, and the approach's parallelism reduces the test time. The proposed method is analyzed with respect to test time, test quality, and silicon area penalty.Keywords
This publication has 6 references indexed in Scilit:
- Analysis and simulation of parallel signature analyzersComputers & Mathematics with Applications, 1987
- Built-In Testing of Memory Using an On-Chip Compact Testing SchemeIEEE Transactions on Computers, 1986
- A 90ns 1Mb DRAM with multi-bit test modePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A high speed dual port memory with simultaneous serial and random mode access for video applicationsIEEE Journal of Solid-State Circuits, 1984
- Functional Testing of Semiconductor Random Access MemoriesACM Computing Surveys, 1983
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976