A metal-oriented layout structure for CMOS logic
- 1 June 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 19 (3) , 425-436
- https://doi.org/10.1109/JSSC.1984.1052158
Abstract
A design method is described for the realization of large digital modules of random logic for custom integrated circuits in CMOS technology. The layout structure is based on the gate matrix concept with a metal orientation instead of a polysilicon orientation. The symbolic layout is obtained by using 11 different microcells with simple assembly rules. It is derived from the functional specifications of the circuit (Karnaugh maps) using a very simple and attractive method. A CAD program for translating the symbolic layout into a geometrical one is described. It works by assembling geometrical microcells. The advantages and disadvantages of the metal-oriented structure are analyzed through examples of industrial designs. The technique is not suitable for fast circuits. However, it results in an improvement of productivity by a factor of about four and a packing density for large modules which is at least comparable with that of nonoriented hand layouts.Keywords
This publication has 6 references indexed in Scilit:
- Design methodology for full custom CMOS microcomputersIntegration, 1983
- Complex integrated circuit design strategyIEEE Journal of Solid-State Circuits, 1982
- A Layout Synthesis System for NMOS Gate-CellsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A dense gate matrix layout method for MOS VLSIIEEE Transactions on Electron Devices, 1980
- SLIC - Symbolic Layout of Integrated CircuitsPublished by Association for Computing Machinery (ACM) ,1976
- Computer-Aided Preliminary Layout Design of Customized MOS ArraysIEEE Transactions on Computers, 1971