A Layout Synthesis System for NMOS Gate-Cells

This publication has 7 references indexed in Scilit:

• A Layout System for the Random Logic Portion of an MOS LSI Chip
  IEEE Transactions on Computers, 1981
• Virtual Grid Symbolic Layout
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981
• A Computer-Aided-Design System For Segmented-Folded PLA Macro-Cells
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981
• Macro Generation Algorithms for LSI Custom Chip Design
  IBM Journal of Research and Development, 1980
• Versatile Mask Generation Techniques for Custom Microelectronic Devices
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1978
• A solution to line-routing problems on the continuous plane
  Published by Association for Computing Machinery (ACM) ,1969
• Large Scale Integration of MOS Complex Logic: A Layout Method
  IEEE Journal of Solid-State Circuits, 1967