A Computer-Aided-Design System For Segmented-Folded PLA Macro-Cells

1 January 1981

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

p. 398-405
https://doi.org/10.1109/dac.1981.1585387

Abstract

A PLA structure incorporating segmenting and folding features intended for use as a macro-cell for VLSI applications is described. A brief outline of a computer-aided-design system for the layout synthesis of such PLAs is given. The objectives are the attainment of compact area, low design time, and ease of design Symbolic layout generation for the PLA is treated in detail and practical design algorithms for partitioning and folding are discussed. An example is used to illustrate currently achievable results.

Keywords

This publication has 5 references indexed in Scilit:

A High Density Programmable Logic Array Chip
IEEE Transactions on Computers, 1979
Programmed Logic Array Optimization
IEEE Transactions on Computers, 1978
An associative logic matrix
IEEE Journal of Solid-State Circuits, 1976
An Introduction to Array Logic
IBM Journal of Research and Development, 1975
MINI: A Heuristic Approach for Logic Minimization
IBM Journal of Research and Development, 1974