A robust spacer gate process for deca-nanometer high-frequency MOSFETs

This publication has 8 references indexed in Scilit:

• Direct evaluation of gate line edge roughness impact on extension profiles in sub-50mn N-MOSFETs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm/sub 2/ SRAM cell
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Experimental Investigation of the Impact of LWR on Sub-100-nm Device Performance
  IEEE Transactions on Electron Devices, 2004
• A spacer patterning technology for nanoscale CMOS
  IEEE Transactions on Electron Devices, 2002
• Process integration of 20 nm electron beam lithography and nanopatterning for ultimate MOSFET device fabrication
  Microelectronic Engineering, 2002
• An experimentally validated analytical model for gate line-edge roughness (LER) effects on technology scaling
  IEEE Electron Device Letters, 2001
• Exposure of 38 nm period grating patterns with extreme ultraviolet interferometric lithography
  Applied Physics Letters, 1999
• Nanometer-scale linewidth fluctuations caused by polymer aggregates in resist films
  Applied Physics Letters, 1997