Process integration and device performance of a submicrometer BiCMOS with 16-GHz f/sub t/ double poly-bipolar devices

This publication has 7 references indexed in Scilit:

• An 8 ns 256 K BiCMOS RAM
  IEEE Journal of Solid-State Circuits, 1989
• 1.3- mu m CMOS/bipolar standard cell library for VLSI computers
  IEEE Journal of Solid-State Circuits, 1988
• Analysis and characterization of BiCMOS for high-speed digital logic
  IEEE Journal of Solid-State Circuits, 1988
• Process and device performance of a high-speed double poly-Si bipolar technology using borosenic-poly process with coupling-base implant
  IEEE Transactions on Electron Devices, 1988
• A 12-ns ECL I/O 256 K*1-bit SRAM using a 1- mu m BiCMOS technology
  IEEE Journal of Solid-State Circuits, 1988
• 0.5 Micron BICMOS technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
• CMOS/bipolar circuits for 60-MHz digital processing
  IEEE Journal of Solid-State Circuits, 1986