A 4:1 time-division multiplexer IC for bit rates up to 6 Gbit/s based on a standard bipolar technology

This publication has 10 references indexed in Scilit:

• 3.8 Gbit/s bipolar master/slave D-flip-flop IC as a basic element for high-speed optical communication systems
  Electronics Letters, 1986
• Monolithic integration of a 5.3 GHz regenerative frequency divider using a standard bipolar technology
  Electronics Letters, 1985
• Monolithic integrated 4:1 multiplexer and demultiplexer operating up to 4.8 Gbit/s
  Electronics Letters, 1985
• Integrated bipolar 4:1 time-division multiplexer for bit rates up to 3 Gbit/s
  Electronics Letters, 1984
• A time division multiplexer IC for bit rates up to about 2 Gbits/s
  IEEE Journal of Solid-State Circuits, 1984
• A simple optimisation procedure for bipolar subnanosecond ICs with low power dissipation
  Microelectronics Journal, 1982
• High-speed bipolar logic circuits with low power consumption for LSI-a comparison
  IEEE Journal of Solid-State Circuits, 1982
• A GaAs MSI word generator operating at 5 Gbits/s data rate
  IEEE Transactions on Electron Devices, 1982
• A versatile ECL multiplexer IC for the Gbit/s range
  IEEE Journal of Solid-State Circuits, 1979
• A simple but efficient analog computer for simulation of high-speed integrated circuits
  IEEE Journal of Solid-State Circuits, 1977