Design and performance evaluation of a cache assist to implement selective caching
- 22 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 510-518
- https://doi.org/10.1109/iccd.1997.628916
Abstract
No abstract availableThis publication has 22 references indexed in Scilit:
- Cache Replacement with Dynamic ExclusionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Acase For Two-way Skewed-associative CachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- On the inclusion properties for multi-level cache hierarchiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Performance tradeoffs in cache designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Tradeoffs in two-level on-chip cachingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Cache profiling and the SPEC benchmarks: a case studyComputer, 1994
- Compile time instruction cache optimizationsACM SIGARCH Computer Architecture News, 1994
- The cache performance and optimizations of blocked algorithmsPublished by Association for Computing Machinery (ACM) ,1991
- Program optimization for instruction cachesPublished by Association for Computing Machinery (ACM) ,1989