Tradeoffs in two-level on-chip caching

This publication has 9 references indexed in Scilit:

• Performance Optimization of Pipelined Primary Caches
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• On the inclusion properties for multi-level cache hierarchies
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Tradeoffs in two-level on-chip caching
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• CACTI: an enhanced cache access and cycle time model
  IEEE Journal of Solid-State Circuits, 1996
• An analytical access time model for on-chip cache memories
  IEEE Journal of Solid-State Circuits, 1992
• An area model for on-chip memories and its application
  IEEE Journal of Solid-State Circuits, 1991
• High-bandwidth data memory systems for superscalar processors
  Published by Association for Computing Machinery (ACM) ,1991
• A case for direct-mapped caches
  Computer, 1988