Implementation of a learning Kohonen neuron based on a new multilevel storage technique
- 1 March 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 26 (3) , 262-267
- https://doi.org/10.1109/4.75004
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Pulse-stream arithmetic in programmable neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Digital VLSI architectures for neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Three-dimensional neural net for learning visuomotor coordination of a robot armIEEE Transactions on Neural Networks, 1990
- Multivalued MOS memory for variable-synapse neural networksElectronics Letters, 1989
- A digital architecture employing stochasticism for the simulation of Hopfield neural netsIEEE Transactions on Circuits and Systems, 1989
- An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapsesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Asynchronous VLSI neural networks using pulse-stream arithmeticIEEE Journal of Solid-State Circuits, 1988
- An experimental large-capacity semiconductor file memory using 16-levels/cell storageIEEE Journal of Solid-State Circuits, 1988
- Charge injection in analog MOS switchesIEEE Journal of Solid-State Circuits, 1987
- A 16-level/cell dynamic memoryIEEE Journal of Solid-State Circuits, 1987