The impact of device scaling limits
- 1 June 1997
- journal article
- Published by Elsevier in Applied Surface Science
- Vol. 117-118, 1-10
- https://doi.org/10.1016/s0169-4332(97)80043-8
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Si-MOSFET scaling down to deep-sub-0.1-micron range and future of silicon LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Modeling and characterization of long on-chip interconnections for high-performance microprocessorsIBM Journal of Research and Development, 1995
- Limits and challenges in electronicsContemporary Physics, 1991
- Time-dependent-dielectric breakdown of thin thermally grown SiO2filmsIEEE Transactions on Electron Devices, 1985
- Generalized scaling theory and its application to a ¼ micrometer MOSFET designIEEE Transactions on Electron Devices, 1984
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974
- Fundamental limitations in microelectronics—I. MOS technologySolid-State Electronics, 1972