Distributed Microarchitectural Protocols in the TRIPS Prototype Processor
- 1 December 2006
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007)
- p. 480-491
- https://doi.org/10.1109/micro.2006.19
Abstract
Growing on-chip wire delays will cause many future microarchitectures to be distributed, in which hardware resources within a single processor become nodes on one or more switched micronetworks. Since large processor cores will require multiple clock cycles to traverse, control must be distributed, not centralized. This paper describes the control protocols in the TRIPS processor, a distributed, tiled microarchitecture that supports dynamic execution. It details each of the five types of reused tiles that compose the processor, the control and data networks that connect them, and the distributed microarchitectural protocols that implement instruction fetch, execution, flush, and commit. We also describe the physical design issues that arose when implementing the microarchitecture in a 170M transistor, 130nm ASIC prototype chip composed of two 16-wide issue distributed processor cores and a distributed 1MB non-uniform (NUCA) on-chip memory systemKeywords
This publication has 20 references indexed in Scilit:
- Design and Implementation of the TRIPS Primary Memory SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Compiling for EDGE ArchitecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- The design and implementation of a first-generation CELL processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A design space evaluation of grid processor architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Effective Compiler Support For Predicated Execution Using The HyperblockPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Niagara: A 32-Way Multithreaded Sparc ProcessorIEEE Micro, 2005
- Toward kilo-instruction processorsACM Transactions on Architecture and Code Optimization, 2004
- Basic block distribution analysis to find periodic behavior and simulation points in applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An adaptive, non-uniform cache structure for wire-delay dominated on-chip cachesPublished by Association for Computing Machinery (ACM) ,2002
- The Alpha 21264 microprocessorIEEE Micro, 1999