Basic block distribution analysis to find periodic behavior and simulation points in applications
Top Cited Papers
- 13 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Modern architecture research relies heavily on detailed pipeline simulation. Simulating the full execution of an industry standard benchmark can take weeks to months to complete. To overcome this problem researchers choose a very small portion of a program's execution to evaluate their results, rather than simulating the entire program. In this paper we propose Basic Block Distribution Analysis as an automated approach for finding these small portions of the program to simulate that are representative of the entire program's execution. This approach is based upon using profiles of a program's code structure (basic blocks) to uniquely identify different phases of execution in the program. We show that the periodicity of the basic block frequency profile reflects the periodicity of detailed simulation across several different architectural metrics (e.g., IPC, branch miss rate, cache miss rate, value misprediction, address misprediction, and reorder buffer occupancy). Since basic block frequencies can be collected using very fast profiling tools, our approach provides a practical technique for finding the periodicity and simulation points in applications.Keywords
This publication has 6 references indexed in Scilit:
- Reducing state loss for effective trace sampling of superscalar processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Predictive techniques for aggressive load speculationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Highly accurate data value prediction using hybrid predictorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Branch prediction, instruction-window size, and cache size: performance trade-offs and simulation techniquesIEEE Transactions on Computers, 1999
- Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computersIEEE Transactions on Computers, 1990
- Reducing the cost of branchesACM SIGARCH Computer Architecture News, 1986