A 100 MHz 8 bit CMOS interpolating A/D converter

Publisher Website

30 December 2002

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/cicc.1993.590810

Abstract

No abstract available

This publication has 5 references indexed in Scilit:

A high-speed sensing scheme for 1T dynamic RAMs utilizing the clamped bit-line sense amplifier
IEEE Journal of Solid-State Circuits, 1992
A high-speed clamped bit-line current-mode sense amplifier
IEEE Journal of Solid-State Circuits, 1991
An 8-bit 100-MHz full-Nyquist analog-to-digital converter
IEEE Journal of Solid-State Circuits, 1988
An 8-bit video ADC incorporating folding and interpolation techniques
IEEE Journal of Solid-State Circuits, 1987
A true single-phase-clock dynamic CMOS circuit technique
IEEE Journal of Solid-State Circuits, 1987