A high-speed clamped bit-line current-mode sense amplifier
- 1 April 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 26 (4) , 542-548
- https://doi.org/10.1109/4.75052
Abstract
No abstract availableKeywords
This publication has 22 references indexed in Scilit:
- Quasi-static RAM design for high performance operation at liquid nitrogen temperatureCryogenics, 1990
- A current sense-amplifier for fast CMOS SRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- An experimental 2T cell RAM with 7 ns access time at low temperaturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- New DRAM noise generation under half-V/sub cc/ precharge and its reduction using a transposed amplifierIEEE Journal of Solid-State Circuits, 1989
- The impact of data-line interference noise on DRAM scalingIEEE Journal of Solid-State Circuits, 1988
- An 11-ns 8K*18 CMOS static RAM with 0.5- mu m devicesIEEE Journal of Solid-State Circuits, 1988
- A 50-μA standby 1M x 1/256K×4 CMOS DRAM with high-speed sense amplifierIEEE Journal of Solid-State Circuits, 1986
- A new sense amplifier technique for VLSI dynamic RAM'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A 4K MOS dynamic random-access memoryIEEE Journal of Solid-State Circuits, 1973
- Three-transistor-cell 1024-bit 500-ns MOS RAMIEEE Journal of Solid-State Circuits, 1970