A 10K-Gate CMOS Gate Array Based on a Gate Isolation Structure
- 1 February 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 20 (1) , 413-417
- https://doi.org/10.1109/jssc.1985.1052322
Abstract
This paper describes an effect of the "gate isolation" technique and its application to a 10K-gate CMOS gate-array VLSI chip. This gate array is fabricated using a 2-/spl mu/m n-well CMOS technology, with double-level metallization. As an example, a 32-bit parallel array multiplier is designed using a fully automatic CAD system. The density of CMOS gate arrays using gate isolation is estimated to be 1.10 to 1.26 times greater than that of the arrays using several types of oxide isolation, when implementing circuits with complexities on the order of 10K gates.Keywords
This publication has 3 references indexed in Scilit:
- Design of CMOS masterslice logic LSIElectronics and Communications in Japan (Part I: Communications), 1983
- A 6K-gate CMOS gate arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Fully iterative fast array for binary multiplication and additionElectronics Letters, 1969