A hardware logic simulation system
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 9 (1) , 19-29
- https://doi.org/10.1109/43.45853
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- Fault simulation in a pipelined multiprocessor systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An accurate and efficient gate level delay calculator for MOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Architecture and design of the MARS hardware acceleratorPublished by Association for Computing Machinery (ACM) ,1987
- MARS: A Multiprocessor-Based Programmable AcceleratorIEEE Design & Test of Computers, 1987
- A Hardware Architecture for Switch-Level SimulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- A Survey of Hardware Accelerators Used in Computer-Aided DesignIEEE Design & Test of Computers, 1984
- A Logic Simulation MachineIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- TEGAS2---anatomy of a general purpose TEST GENERATION AND SIMULATION system for digital logicPublished by Association for Computing Machinery (ACM) ,1972
- Exclusive simulation of activity in digital networksCommunications of the ACM, 1969
- Programming languages for non-numeric processing---2Published by Association for Computing Machinery (ACM) ,1965