An oversampled sigma-delta A/D converter circuit using two-stage fourth order modulator
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 3279-3282
- https://doi.org/10.1109/iscas.1990.112712
Abstract
A sigma-delta analog/digital (A/D) converter realization using a two-stage fourth-order modulator architecture and a fifth-order digital running-sum decimation filter is presented. The analog part of the converter consists of two cascaded second-order modulators. Scaling is used between the sections in order to achieve the modest requirements for component matching and the integrator's gain and phase. A digital running-sum filter is used for the decimation to 4 f s or 2 f s . A dedicated seven-instruction filter processor is designed to perform the final decimation and I/O-communication. The whole system operates on a single 5-V operation voltage Author(s) Karema, T. Signal Process. Lab., Tampere Univ. of Technol., Finland Ritoniemi, T. ; Tenhunen, H.Keywords
This publication has 6 references indexed in Scilit:
- A high-resolution CMOS sigma-delta A/D converter with 320 kHz output ratePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fully differential CMOS sigma-delta modulator for high performance analog-to-digital conversion with 5 V operating voltagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Wave digital decimation filters in oversampled A/D convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- VLSI-realizable multiplier-free interpolators for high-order sigma-delta D/A convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Multistage sigma-delta modulationIEEE Transactions on Information Theory, 1989
- Oversampling A-to-D and D-to-A converters with multistage noise shaping modulatorsIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988