VLSI-realizable multiplier-free interpolators for high-order sigma-delta D/A converters
- 9 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Efficient VLSI-realizable decimators for sigma-delta analog-to-digital convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multiplier-free decimator algorithms for superresolution oversampled convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An oversampled sigma-delta A/D converter circuit using two-stage fourth order modulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Modelling and performance estimation of sigma-delta modulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Design of computationally efficient interpolated FIR filtersIEEE Transactions on Circuits and Systems, 1988
- Design of FIR filters as a tapped cascaded interconnection of identical subfiltersIEEE Transactions on Circuits and Systems, 1987
- A CMOS stereo 16-bit D/A converter for digital audioIEEE Journal of Solid-State Circuits, 1987