Multiplier-free decimator algorithms for superresolution oversampled converters
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 3275-3278
- https://doi.org/10.1109/iscas.1990.112711
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Efficient VLSI-realizable decimators for sigma-delta analog-to-digital convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- VLSI-realizable multiplier-free interpolators for high-order sigma-delta D/A convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of stable high order 1-bit sigma-delta modulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An oversampled sigma-delta A/D converter circuit using two-stage fourth order modulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of computationally efficient interpolated FIR filtersIEEE Transactions on Circuits and Systems, 1988
- Oversampling A-to-D and D-to-A converters with multistage noise shaping modulatorsIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
- Design of FIR filters as a tapped cascaded interconnection of identical subfiltersIEEE Transactions on Circuits and Systems, 1987