Evidence of two-dimensional carrier confinement in thin n-channel SOI gate-all-around (GAA) devices
- 1 June 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 15 (6) , 193-195
- https://doi.org/10.1109/55.286689
Abstract
The effect of two-dimensional electron confinement is observed in thin-film, gate-all-around SOI transistors operated at low temperature. Physical 3D confinement in a thin silicon film using the silicon/gate oxide potential barrier (in contrast to heterojunction or electrostatic confinement) is shown for the first time. In these devices volume inversion gives rise to a 2DEG, and the population of the energy subbands can be controlled by the gate voltage. The position of transconductance peaks and valleys, corresponding to the population of different subbands as the gate voltage is increased, is in good agreement with theoretical predictions.Keywords
This publication has 8 references indexed in Scilit:
- Silicon-on-insulator 'gate-all-around device'Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Theory of Electron Transport in Low-Dimensional Semiconductor StructuresPublished by Springer Nature ,1993
- Characteristics of nMOS/GAA (Gate-All-Around) transistors near thresholdMicroelectronic Engineering, 1992
- Quantum Transport in Semiconductor NanostructuresPublished by Elsevier ,1991
- The Evolution of Semiconductor Quantum Structures in Reduced Dimensionality — Do-It-Yourself Quantum MechanicsPublished by Springer Nature ,1990
- Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performanceIEEE Electron Device Letters, 1987
- Electronic properties of two-dimensional systemsReviews of Modern Physics, 1982
- Self-Consistent Results for-Type Si Inversion LayersPhysical Review B, 1972