Two-Dimensional Simulation of Single Event Indujced Bipolar Current in CMOS Structures
- 1 January 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 31 (6) , 1155-1160
- https://doi.org/10.1109/tns.1984.4333474
Abstract
Single particle effects are analyzed using an advanced two-dimensional transient numerical simulator. Layered structures representative of an n-channel MOSFET drain in a p-well are modeled. TWo major results have been obtained. First, the well structure inherently provides better charge collection at the well-substrate compared to the drain-well junction. Ihis provides single event protection for the drain node. Second, large charge density tracks generated by very high energy particles can forward bias the drain-well junction resulting in bipolar action from the inherent parasitic n-p-n transistor of the well structure. This bipolar current is opposite to the photocurrent, suggesting a different SEU protection mechanism. However, it opens the possibility of upset of the "on" n-channel and, most critically, provides a mechanism for triggering latch-up in CMOS circuits.Keywords
This publication has 10 references indexed in Scilit:
- Charge Collection in Multilayer StructuresIEEE Transactions on Nuclear Science, 1984
- Collection of charge from alpha-particle tracks in silicon devicesIEEE Transactions on Electron Devices, 1983
- Charge Collection Measurements for Heavy Ions Incident on n- and p-Type SiliconIEEE Transactions on Nuclear Science, 1983
- Latchup in CMOS Devices from Heavy IonsIEEE Transactions on Nuclear Science, 1983
- Collection of Charge on Junction Nodes from Ion TracksIEEE Transactions on Nuclear Science, 1982
- An n-well CMOS dynamic RAMIEEE Transactions on Electron Devices, 1982
- Alpha-particle-induced field and enhanced collection of carriersIEEE Electron Device Letters, 1982
- A field-funneling effect on the collection of alpha-particle-generated carriers in silicon devicesIEEE Electron Device Letters, 1981
- 2K × 8 bit Hi-CMOS static RAM'sIEEE Transactions on Electron Devices, 1980
- Alpha-particle-induced soft errors in dynamic memoriesIEEE Transactions on Electron Devices, 1979