13 GHz cascaded 4:1 CMOS injection locked frequency divider
- 1 December 2006
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper the first 4:1 injection locked frequency divider (ILFD) consisting of two cascaded divide-by-two LC-resonance ILFDs is presented. The locking range of the divider can be enhanced by optimal locking transistor biasing. For an input frequency of 13 GHz two ILFDs in standard 130 nm CMOS technology generate IQ-output signals within a locking range of 2.2 GHz without any varactor. The power consumption is 12 mW from a supply voltage of 1.5 V.Keywords
This publication has 3 references indexed in Scilit:
- High-frequency CML clock dividers in 0.13-/spl mu/m CMOS operating up to 38 GHzIEEE Journal of Solid-State Circuits, 2005
- A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency dividerIEEE Journal of Solid-State Circuits, 2004
- Superharmonic injection-locked frequency dividersIEEE Journal of Solid-State Circuits, 1999