A 6-ns cycle 256-kb cache memory and memory management unit
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 28 (11) , 1078-1083
- https://doi.org/10.1109/4.245585
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- A 128k 6.5 ns access/5 ns cycle CMOS ECL static RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 200 MHz 64 b dual-issue CMOS microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A three-million-transistor microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The C400 superscalar/superpipelined RISC designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architectureIEEE Journal of Solid-State Circuits, 1991
- A 3.5 ns, 2 K×9 self timed SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990