An integrated CAD system for algorithm-specific IC design
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Lager, an integrated CAD (computer-aided design) system for algorithm-specific IC design, is described. It consists of a behavioral mapper and a silicon assembler. To generate a chip from a behavioral description, the user specifies both the behavioral description and a parameterized structural description. The behavior is mapped onto the parameterized structure to produce microcode and parameter values. The silicon assembler then translates the fill-out structural description into a physical layout. A number of algorithm-specific ICs designed with Lager have been fabricated and tested. A robot-control chip is described.Keywords
This publication has 6 references indexed in Scilit:
- Lazy Data Routing And Greedy Scheduling For Application-specific Signal ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Automatic generation of a custom digital signal processor for an adaptive robot arm controllerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Architectures and design techniques for real-time image-processing IC'sIEEE Journal of Solid-State Circuits, 1987
- Custom design of a VLSI PCM-FDM transmultiplexer from system specifications to circuit layout using a computer-aided design systemIEEE Journal of Solid-State Circuits, 1986
- Automatic Data Path SynthesisComputer, 1983
- Instruction set processor specifications (ISPS): The notation and its applicationsIEEE Transactions on Computers, 1981