VLSI implementation of residue adders based on binary adders
- 1 May 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 39 (5) , 325-329
- https://doi.org/10.1109/82.142036
Abstract
The implementation of residue number system (RNS) adders based on binary adders is described. These adders use two cycles of addition and support any class of modulus. A technique for choosing the correct sum in a two-cycle residue addition is presented and proved correct. Three VLSI layout approaches for residue adders are described and performance figures for area and speed are given. The two approaches using one binary adder offer savings of about 30% in area and significant improvement in speed/area product over the approach using two binary adders.Keywords
This publication has 5 references indexed in Scilit:
- A VLSI implementation of residue addersIEEE Transactions on Circuits and Systems, 1987
- A single modulus complex ALU for signal processingIEEE Transactions on Acoustics, Speech, and Signal Processing, 1985
- Models for VLSI implementation of residue number system arithmetic modulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Modulo (2n+1) arithmetic logicIEE Journal on Electronic Circuits and Systems, 1978
- A Novel Implementation Method for Addition and Subtraction in Residue Number SystemsIEEE Transactions on Computers, 1974