A VLSI implementation of residue adders

This publication has 12 references indexed in Scilit:

• An area-time efficient NMOS adder
  Integration, 1983
• Processor Architectures for Two-Dimensional Convolvers Using a Single Multiplexed Computational Element with Finite Field Arithmetic
  IEEE Transactions on Computers, 1983
• Models for VLSI implementation of residue number system arithmetic modules
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• The Design of Error Checkers for Self-Checking Residue Number Arithmetic
  IEEE Transactions on Computers, 1983
• Implementation of a fast digital processor using the residue number system
  IEEE Transactions on Circuits and Systems, 1981
• Implementation of Multiplication, Modulo a Prime Number, with Applications to Number Theoretic Transforms
  IEEE Transactions on Computers, 1980
• A highly efficient residue-combinatorial architecture for digital filters
  Proceedings of the IEEE, 1978
• Residue Number Scaling and Other Operations Using ROM Arrays
  IEEE Transactions on Computers, 1978
• Multipliers for residue-number-arithmetic digital filters
  Electronics Letters, 1977
• A Novel Implementation Method for Addition and Subtraction in Residue Number Systems
  IEEE Transactions on Computers, 1974