A 2.5Gbps Burst-Mode Clock and Data Recovery Circuit
- 1 November 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A 2.5Gbps burst-mode CDR circuit is fabricated in 0.18mum CMOS process. The data generator for this CDR circuit is presented with reduced hardware and low power dissipation. The tight timing budget of the clock generator is also relaxed. The bit error rate less than 10 -12 is achieved for a PRBS of 2 31 -1 with 500ppm frequency deviation. The area of the digital core is 0.36mm 2 and the power of 33mW/port is achieved for a 1.8V supplyKeywords
This publication has 5 references indexed in Scilit:
- 150/30 Mb/s CMOS non-oversampled clock and data recovery circuits with instantaneous locking and jitter rejectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 500-Mb/s quadruple data rate SDRAM interface using a skew cancellation techniqueIEEE Journal of Solid-State Circuits, 2001
- A 0.5-μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversamplingIEEE Journal of Solid-State Circuits, 1998
- A 0.8-μm CMOS 2.5 Gb/s oversampling receiver and transmitter for serial linksIEEE Journal of Solid-State Circuits, 1996
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989