A 0.5-μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling
- 1 May 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 33 (5) , 713-722
- https://doi.org/10.1109/4.668986
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- A 1.0625 Gbps transceiver with 2x-oversampling and transmit signal pre-emphasisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An 800 Mbps multi-channel CMOS serial link with 3× oversamplingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A tracking clock recovery receiver for 4-Gbps signalingIEEE Micro, 1998
- Single-chip 4×500-MBd CMOS transceiverIEEE Journal of Solid-State Circuits, 1996
- A CMOS serial link for fully duplexed data communicationIEEE Journal of Solid-State Circuits, 1995
- A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolutionIEEE Journal of Solid-State Circuits, 1994
- Precise delay generation using coupled oscillatorsIEEE Journal of Solid-State Circuits, 1993
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989