Data-line wiring delay reduction techniques for high-speed BiCMOS SRAM's

This publication has 1 reference indexed in Scilit:

• A 3.5 ns, 500 mW 16 kb BiCMOS ECL RAM
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003