Efficient image processing algorithms on the scan line array processor
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 17 (1) , 47-56
- https://doi.org/10.1109/34.368153
Abstract
We develop efficient algorithms for low and intermediate level image processing on the scan line array processor, a SIMD machine consisting of a linear array of cells that processes images in a scan line fashion. For low level processing, we present algorithms for block DFT, block DCT, convolution, template matching, shrinking, and expanding which run in real-time. By real-time, we mean that, if the required processing is based on neighborhoods of size m脳m, then the output lines are generated at a rate of O(m) operations per line and a latency of O(m) scan lines, which is the best that can be achieved on this model. We also develop an algorithm for median filtering which runs in almost real-time at a cost of O(m${\rm log}$m) time per scan line and a latency of ${\bf \lfloor^{\underline m}_{\,\, 2}\rfloor}$ scan lines. For intermediate level processing, we present optimal algorithms for translation, histogram computation, scaling, and rotation. We also develop efficient algorithms for labelling the connected components and determining the convex hulls of multiple figures which run in O(n${\rm log}$n) and O(n${\rm log}$2n) time, respectively. The latter algorithms are significantly simpler and easier to implement than those already reported in the literature for linear arrays.
Keywords
This publication has 14 references indexed in Scilit:
- The Sarnoff Engine: a massively parallel computer for high definition system simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimal geometric algorithms for digitized images on fixed-size linear arrays and scan-line arraysDistributed Computing, 1991
- Computing the Hough transform on a scan line array processor (image processing)Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- The image understanding architectureInternational Journal of Computer Vision, 1989
- ASP: a cost-effective parallel microcomputerIEEE Micro, 1988
- The Princeton Engine: a real-time video system simulatorIEEE Transactions on Consumer Electronics, 1988
- Optimal Graph Algorithms on a Fixed-Size Linear ArrayIEEE Transactions on Computers, 1987
- Scan line array processors for image computationACM SIGARCH Computer Architecture News, 1986
- Modular Matrix Multiplication on a Linear ArrayIEEE Transactions on Computers, 1984
- Optimal Sorting Algorithms for Parallel ComputersIEEE Transactions on Computers, 1978