A direct combination of the Prim and Dijkstra constructions for improved performance-driven global routing

This publication has 12 references indexed in Scilit:

• Timing driven placement
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• An adaptive timing-driven layout for high speed VLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A timing-driven global router for custom chip design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Timing driven placement using complete path delays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Balancing minimum spanning trees and shortest-path trees
  Algorithmica, 1995
• Provably good performance-driven global routing
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• Performance-driven constructive placement
  Published by Association for Computing Machinery (ACM) ,1990
• A note on two problems in connexion with graphs
  Numerische Mathematik, 1959
• Shortest Connection Networks And Some Generalizations
  Bell System Technical Journal, 1957
• The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers
  Journal of Applied Physics, 1948