A fault-list generation algorithm for the evaluation of system coverage
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 425-432
- https://doi.org/10.1109/rams.1995.513279
Abstract
The expanding size and complexity of dependable computing systems has increased their cost and at the same time complicated the process of estimating dependability attributes such as fault coverage and detection latency. One approach to estimating such parameters is to employ fault injection, however algorithms are needed to generate a list of faults to inject. Unlike randomly selected faults, a fault list is needed which guarantees to cause either system failure or the activation of mechanisms which cover the injected fault. This research effort has developed an automated technique for selecting faults to use during fault injection experiments. The technique is general in nature and can be applied to any computing platform. The primary objective of this research effort was the development and implementation of the algorithms to generate a fault set which exercises the fault detection and fault processing aspects of the system. The end result is a completely automated method for evaluating complex dependable computing systems by estimating fault coverage and fault detection latency.Keywords
This publication has 18 references indexed in Scilit:
- Fault injection for dependability validation of fault-tolerant computing systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Transient fault behavior in a microprocessor-A case studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Estimators for fault tolerance coverage evaluationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- FOCUS: an experimental environment for fault sensitivity analysisIEEE Transactions on Computers, 1992
- A simulation-based fault injection experiment to evaluate self-test diagnostics for a fault-tolerant computerPublished by American Institute of Aeronautics and Astronautics (AIAA) ,1988
- Impact of device level faults in a digital avionic processorPublished by American Institute of Aeronautics and Astronautics (AIAA) ,1988
- A functional testing method for microprocessorsIEEE Transactions on Computers, 1988
- New results in fault latency modellingPublished by American Institute of Aeronautics and Astronautics (AIAA) ,1983
- CPU coverage evaluation using automatic fault injectionJournal of Guidance, Control, and Dynamics, 1982
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966