A formal method for specification and refinement of real-time systems

This publication has 11 references indexed in Scilit:

• A simple denotational semantics, proof theory and a validation condition generator for unit-delay VHDL
  Formal Methods in System Design, 1995
• Formal Semantics for VHDL
  Published by Springer Nature ,1995
• Specifying Real-Time Systems with Z and the Duration Calculus
  Published by Springer Nature ,1994
• Adding real time to formal program development
  Published by Springer Nature ,1994
• Hardware Compilation
  Published by Elsevier ,1994
• Experience with formal methods in critical systems
  IEEE Software, 1994
• A case-study in timed refinement: a mine pump
  IEEE Transactions on Software Engineering, 1992
• Specifying a real-time kernel
  IEEE Software, 1990
• STATEMATE: a working environment for the development of complex reactive systems
  IEEE Transactions on Software Engineering, 1990
• Automatic verification of finite-state concurrent systems using temporal logic specifications
  ACM Transactions on Programming Languages and Systems, 1986