Herbrand automata for hardware verification

This publication has 12 references indexed in Scilit:

• Symbolic model checking: 1020 States and beyond
  Published by Elsevier ,2004
• Efficient validity checking for processor verification
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Model checking in a microprocessor design project
  Published by Springer Nature ,1997
• A platform for combining deductive with algorithmic verification
  Published by Springer Nature ,1996
• Verification using uninterpreted functions and finite instantiations
  Published by Springer Nature ,1996
• The need for formal methods for integrated circuit design
  Published by Springer Nature ,1996
• Automatic verification of pipelined microprocessor control
  Published by Springer Nature ,1994
• Automatic Verification of Sequential Circuits Using Temporal Logic
  IEEE Transactions on Computers, 1986
• Synchronous schemes and their decision problems
  Published by Association for Computing Machinery (ACM) ,1980
• On formalised computer programs
  Journal of Computer and System Sciences, 1970