The need for formal methods for integrated circuit design

This publication has 15 references indexed in Scilit:

• Logic verification using binary decision diagrams in a logic synthesis environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Evaluation and improvement of Boolean comparison method based on binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The semantic challenge of Verilog HDL
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• High-level software synthesis for the design of communication systems
  IEEE Journal on Selected Areas in Communications, 1993
• An automata-theoretic approach to behavioral equivalence
  Integration, 1991
• On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication
  IEEE Transactions on Computers, 1991
• High-Level VLSI Synthesis
  Published by Springer Nature ,1991
• Efficient implementation of a BDD package
  Published by Association for Computing Machinery (ACM) ,1990
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Binary Decision Diagrams
  IEEE Transactions on Computers, 1978