A backside via process for thermal resistance improvement demonstrated using GaAs HBTs
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 267-270
- https://doi.org/10.1109/gaas.1992.247272
Abstract
The authors report a method for reducing the operating temperatures of GaAs-AlGaAs heterojunction bipolar transistors (HBTs) to acceptable levels, while maintaining the compact device layout needed for high-frequency operation. A structure called backside thermal via is formed by selectively etching nearly all of the GaAs from the back side of the wafer in photolithographically patterned regions, directly under the heat sources, until a five-micron membrane of GaAs remains. Gold is then plated onto the membrane. For one particular transistor design, a greater than 50% reduction of the thermal resistance has been measured. Models suggest that even greater improvement in thermal properties will be obtained as device active area increases.Keywords
This publication has 3 references indexed in Scilit:
- A high aspect ratio via hole dry etching technology for high power GaAs MESFETPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A novel FET structure of buried plated heat sink for superior high performance GaAs MMICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Monolithic microwave amplifiers formed by ion implantation into LEC gallium arsenide substratesIEEE Transactions on Electron Devices, 1981