Generating physical addresses directly for saving instruction TLB energy
- 26 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Power consumption and power density for the Translation Lookaside Buffer (TLB) are important considerations not only in its design, but can have a consequence on cache design as well. This paper embarks on a new philosophy for reducing the number of accesses to the instruction TLB (iTLB) for power and performance optimizations. The overall idea is to keep a translation currently being used in a register and avoid going to the iTLB as far as possible - until there is a page change. We propose four different approaches for achieving this, and experimentally demonstrate that one of these schemes that uses a combination of compiler and hardware enhancements can reduce iTLB dynamic power by over 85% in most cases. These mechanisms can work with different instruction-cache (iLl) lookup mechanisms and achieve significant iTLB power savings without compromising on performance. Their importance grows with higher iLl miss rates and larger page sizes. They can work very well with large iTLB structures, that can possibly consume more power and take longer to lookup, without the iTLB getting into the common case. Further, we also experimentally demonstrate that they can provide performance savings for virtually-indexed, virtually-tagged iLl caches, and can even make physically-indexed, physically-tagged iLl caches a possible choice for implementation.Keywords
This publication has 14 references indexed in Scilit:
- Generating physical addresses directly for saving instruction TLB energyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dynamic thermal management for high-performance microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Frequent value compression in data cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Uniprocessor virtual memory without TLBsIEEE Transactions on Computers, 2001
- Energy-effective issue logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- SPEC CPU2000: measuring CPU performance in the New MillenniumComputer, 2000
- Way-predicting set-associative cache for high performance and low energy consumptionPublished by Association for Computing Machinery (ACM) ,1999
- Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentationPublished by Association for Computing Machinery (ACM) ,1999
- Reducing TLB power requirementsPublished by Association for Computing Machinery (ACM) ,1997
- Virtual-address caches. Part 1: problems and solutions in uniprocessorsIEEE Micro, 1997