Efficient VLSI layouts for homogeneous product networks
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 46 (10) , 1070-1082
- https://doi.org/10.1109/12.628392
Abstract
No abstract availableThis publication has 16 references indexed in Scilit:
- A general framework for developing adaptive fault-tolerant routing algorithmsIEEE Transactions on Reliability, 1993
- The hyper-deBruijn networks: scalable versatile architectureIEEE Transactions on Parallel and Distributed Systems, 1993
- Product-shuffle networks: toward reconciling shuffles and butterfliesDiscrete Applied Mathematics, 1992
- On the crossing number of the hypercube and the cube connected cyclesPublished by Springer Nature ,1992
- The banyan-hypercube networksIEEE Transactions on Parallel and Distributed Systems, 1990
- New lower bound techniques for VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Universality considerations in VLSI circuitsIEEE Transactions on Computers, 1981
- Area-efficient graph layoutsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1980
- A lower bound for crossing numbers of graphs with applications to Kn, Kp,q, and Q(d)Journal of Combinatorial Theory, Series B, 1972
- The crossing number of K5,nJournal of Combinatorial Theory, 1970