Assessing model adequacy and selecting model complexity in integrated-circuit simulation
- 1 August 1971
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 6 (4) , 213-222
- https://doi.org/10.1109/JSSC.1971.1050170
Abstract
A method is described that selects, for each transistor in a circuit, the model of least complexity that will give acceptable accuracy. The capability to assess model adequacy derives from a self-consistency test in which the values of currents and voltages computed in a simulation of the circuit behavior are compared with onset parameters, to determine whether these computed values are consistent with the approximations underlying the device models used in the simulation. The onset parameters for a model are the terminal currents and voltages above or below which the model fails to give a satisfactory representation of device behavior. The authors set forth the onset parameters for the Ebers-Moll model and discuss their determination by terminal measurement and by calculation based on the transistor makeup. The paper limits consideration to the static behavior of transistors operating in the forward-active mode.Keywords
This publication has 21 references indexed in Scilit:
- An Integral Charge Control Model of Bipolar TransistorsBell System Technical Journal, 1970
- Graphical method for the determination of junction parameters and of multiplication parametersSolid-State Electronics, 1970
- A compact bipolar transistor modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1970
- Current gain and cutoff frequency falloff at high currentsIEEE Transactions on Electron Devices, 1969
- Static V-I relationships in transistors at high injection levelsIEEE Transactions on Electron Devices, 1966
- The cutoff frequency falloff in UHF transistors at high currentsProceedings of the IEEE, 1966
- A self-consistent iterative scheme for one-dimensional steady state transistor calculationsIEEE Transactions on Electron Devices, 1964
- Comparison of large signal models for junction transistorsProceedings of the IEEE, 1964
- Carrier Generation and Recombination in P-N Junctions and P-N Junction CharacteristicsProceedings of the IRE, 1957
- Effects of Space-Charge Layer Widening in Junction TransistorsProceedings of the IRE, 1952