Cost-performance evaluation of memory hierarchies
- 1 September 1972
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Magnetics
- Vol. 8 (3) , 390-392
- https://doi.org/10.1109/tmag.1972.1067329
Abstract
The stack processing method is used to compare the cost-performance ($/access) between the following: 1) two-level and three-level hierarchies; and 2) hierarchies using random access and serial access memories as a backing store. It was found that busswidth between levels in the hierarchy strongly affects the system cost-performance, and the access time ratio between the backing store and buffer somewhat less. With the technology cost assumptions used in this study, the three-level hierarchy does not have as good a figure of merit ($/access) as the two-level hierarchy unless the access time ratio exceeds about fifty. Also, random access devices are advantageous over serial access devices for backing store applications only when the memory capacity is less than 1 Mbyte. For capacities of 4 Mbyte and 16 Mbyte serial access stores with shift register lengths of 256 bit and 1024 bit, respectively, look favorable.Keywords
This publication has 4 references indexed in Scilit:
- Evaluation of multilevel memoriesIEEE Transactions on Magnetics, 1971
- Storage hierarchies: Gaps, cliffs, and trendsIEEE Transactions on Magnetics, 1971
- Evaluation techniques for storage hierarchiesIBM Systems Journal, 1970
- Structural aspects of the System/360 Model 85, II: The cacheIBM Systems Journal, 1968