False loops through resource sharing (logic CAD)
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The effects of false loops caused by resource sharing are described. When a separate controller and data path are constructed, two types of false loops can be distinguished: the ones that go through the controller and the ones that loop around in the data path. A model to detect both types of loop during the resource sharing phase is described. Based on this model an algorithm which prevents false loops in the combinatorial network to be constructed, while maintaining as much freedom as possible for the resource sharing, is described. Experiments show that the loop-free data-paths do not need more functional units than the ones that contain false loops.Keywords
This publication has 6 references indexed in Scilit:
- Integrating Functional and Temporal Domains in Logic DesignPublished by Springer Nature ,1991
- The IBM High-Level Synthesis SystemPublished by Springer Nature ,1991
- Timing analysis using functional analysisIEEE Transactions on Computers, 1988
- Automated Synthesis of Data Paths in Digital SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Timing Analysis of Computer HardwareIBM Journal of Research and Development, 1982
- The Necessity of Closed Circuit Loops in Minimal Combinational CircuitsIEEE Transactions on Computers, 1970