Hardware implementation of a nonlinear processor
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 6, 509-514
- https://doi.org/10.1109/iscas.1999.780206
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Floating-point nonlinear DSP coprocessor cell-two cycle chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Image processing using a universal nonlinear cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Nonlinear DSP coprocessor cells-one and two cycle chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-speed double precision computation of nonlinear functionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 4.1-ns compact 54×54-b multiplier utilizing sign-select Booth encodersIEEE Journal of Solid-State Circuits, 1997
- Hardware designs for exactly rounded elementary functionsIEEE Transactions on Computers, 1994
- A universal nonlinear component and its application to WSIIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1993