SLAC Scanner Processor Applications in the Data Acquisition System for the Upgraded Mark II Detector
- 1 January 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 33 (1) , 775-778
- https://doi.org/10.1109/TNS.1986.4337213
Abstract
The SLAC Scanner Processor is a general purpose, programmable FASTBUS crate/cable master/slave module. This device plays a central role in the readout, buffering and preprocessing of data from the upgraded Mark II detector's new central drift chamber. In addition to data readout, the SSPs assist in a variety of other services, such as detector calibration, FASTBUS system management, FASTBUS system initialization and verification, and FASTBUS module testing.Keywords
This publication has 7 references indexed in Scilit:
- A FASTBUS Interface for the 3081/EIEEE Transactions on Nuclear Science, 1986
- The 3081/E Processor and Its on-Line UseIEEE Transactions on Nuclear Science, 1985
- The SLAC Mark II Upgrade Drift Chamber Front End ElectronicsIEEE Transactions on Nuclear Science, 1985
- The New Drift Chamber for the Mark II Detector at the SLAC Linear ColliderIEEE Transactions on Nuclear Science, 1985
- The SLAC Scanner Processor: A FASTBUS Module for Data Collection and ProcessingIEEE Transactions on Nuclear Science, 1985
- Data Acquisition and FASTBUS for the Mark II DetectorIEEE Transactions on Nuclear Science, 1984
- An I/O Register to FASTBUS InterfaceIEEE Transactions on Nuclear Science, 1983